INTRODUCTION
Inverter circuit degradation attributed to dielectric wearout or breakdown mechanisms have received recent attention [1] [2] [3] [4] [5] [6] [7] [8] , yet reports on physical (i.e., not simulated) oxide degradation effects on other logic gates, such as the NAND gate, are minimal. Furthermore, much of the work on inverter reliability has focused on the change of dc voltage transfer characteristics following circuit stressing without investigating the time domain [1, 2, 7, 8] . In these studies, individual MOSFETs cannot be examined, so the type and amount of degradation to one or both MOSFETs can only be inferred. This is not the case with techniques (switch matrix techniques) developed by several of the authors of this paper in which individual MOSFETs in an inverter can be directly characterized following circuit stress [3, 6] . The switch matrix technique has also been used to degrade a single MOSFET (or both MOSFETs) and examine the effect on inverter performance [9] . In both studies, the circuit degradation in the voltage-time (V-t) domain is examined and directly correlated to MOSFET parameters degradation. This has yet to be investigated in other logic gates including NAND gates. Hence, the switch matrix technique is used to study time domain NAND gate reliability in this paper. It has been proposed by Ogas et al. that traditional gate oxide breakdown (GOB) events, such as soft breakdown (SBD) or hard breakdown (HBD), need not occur for circuit performance to deteriorate [4] . Similarly, Carter et al. suggest logic circuits are affected dynamically by gate oxide degradation through their simulation of NAND gates and full adder circuit models [10] . Their analysis presents data which depicts a progressive nature of GOB resulting in timing delays of NAND circuits and propagation of these timing delays through the logic path of a full adder circuit [10] Fig. 4 shows the NAND V-t response for the degraded pMOSFET configurations 1-3 and 2-1. The NAND V-t response shows an increase in rise time (tr) ranging from 64.2% with a standard deviation of ±17.5% for configuration 1-3, and 62.7% with a standard deviation of ±20.2% for configuration 2-1. Previous work on inverter reliability by Stutzke et al. shows the pMOSFET is the "pull-up" device, thereby affecting tr, while the nMOSFET is the "pull-down" device, which affects fall time (tf) [3] . Since only the pMOSFET experiences wearout, a change in tf is not expected nor is observed. This follows the results of undamaged nMOSFET response in inverters [4] . Additionally, results observed for wearout support the work of Carter et al., in which an increased time delay is simulated in the NAND gate time-domain response (Fig. 4) for increased wearout [10] . Table l . The test and measurement instrumentation used are described elsewhere in [6] , with the exception of an additional probestation and eight micropositioners necessary to construct a NAND gate circuit. We have shown that pMOSFET wearout causes a signi change in NAND gate circuit response. Therefore, the pMO' characteristics are examined to establish the cause of the change in tr. The IG-VG data in (Fig. 2) suggests that tradil breakdown events have not occurred, since less than one ord magnitude of leakage current is observed. The CVS results (F substantiate these observations. However, it should be noted t progressive increase of current is observed in the CVS test, \ may indicate progressive breakdown [13] .
With increased wearout, the pMOSFET DC characteristics signs of degradation. These changes include a decrease in IDRI1 (Fig. 5) by 41.0% (± 5.4%), an increase in VTH (Fig. 6) by 1 (i 3.6%), and a decrease in GmmA,4x (Fig. 6 ) by 24.2% (d 3 Additionally, a decrease in IOFF (Fig. 7) (Fig. 6 ). These changes in parameters can be correlatec change in channel resistance (RcH).
The drain current of a short-channel MOSFET operating i triode region can be modeled with the equation [14] C0. is decreasing with wearout, RcH will increase according to equation (3) . Ultimately, less channel carriers are present and the effective channel resistance is greater in a device that has experienced wearout. (1) pMOSFET of the NAND gate.
(2).
If VD is assumed small, the &Sal terms can be canceled to give RCH similar to the long channel model [15] . The channel resistance is estimated as:
HeffCOXW(VG -VTH )
Equation (3) equation (4) it is determined that tr is directly proportional to RcH.
Thus, if a pMOSFET of a NAND circuit exhibits wearout which causes RCH to increase, then the tr of the NAND circuit will increase. Similar results obtained through the study of inverter circuits demonstrate pMOSFET wearout is responsible for increased tr [4] . Ultimately, the increase in rise time may affect the critical timing path of digital logic circuits such as clocked registers, which depend on precise timing to function properly.
CONCLUSION
The results reported for wearout in one pMOSFET of a NAND gate circuit indicate a substantial increase in tr attributed to an increase in channel resistance. These changes in rise time may dramatically affect the ability of the NAND gate to execute logic properly, particularly in applications requiring high switching speeds.
